•	0.2							
FORM PTO-14	(= 5011 8 7004 22)	Docket Number (Optional) 100-24000 (P05764)	Application No. 10/730,658					
· IN	FORMATION DISCLOSURE TITATION IN AN APPLICATION (Use several sheets if necessary)	Applicant(s) James Thomas Doyle						
		Filing Date December 8, 2003	Group Art Unit 2888 28/6					
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)								
JZ	Dragan Maksimovic, Bruno Kranzen, Sandeep Dhar and Ravindra Ambatipudi, U.S. Patent Application No. 10/053,226, filed January 19, 2002, entitled "An Adaptive Voltage Scaling Digital Processing Component and Method of Operating the Same".							
12	Bruno Kranzen and Dragan Maksimovic, U.S. Patent Application No. 10/053,227, filed January 19, 2002, entitled "Adaptive Voltage Scaling Clock Generator for Use in a Digital Processing Component and Method of Operating the Same".							
JZ	Dragan Maksimovic and Sandeep Dhar, U.S. Patent Application No. 10/053,828, filed January 19, 2002, entitled "System for Adjusting a Power Supply Level of a Digital Processing Component and Method of Operating the Same".							
JZ	Dragan Maksimovic, Ravindra Ambatipudi, Sandeep Dhar and Bruno Krazen, U.S. Patent Application No. 10/053,228, filed January 19, 2002, entitled "An Adaptive Voltage Scaling Power Supply for Use in a Digital Processing Component and Method of Operating the Same".							
JZ	James T. Doyle and Dragan Maksimovic, U.S. Patent Application No. 10/160,428, filed March 26, 2002, entitled "Method and System for Minimizing Power Consumption in Mobile Devices Using Cooperative Adaptive Voltage and Threshold Scaling".							
JZ.	Dragan Maksimovic and James Thomas Doyle, U.S. Patent Application No. 10/166,822, filed June 10, 2002, entitled "Serial Digital Communication Superimposed on a Digital Signal Over a Single Wire".							
JZ	Dragan Maksimovic and Sandeep Dhar, U.S. Patent Application No. 10/236,482, filed September 6, 2002, entitled "Method and System for Providing Self-Calibration for Adaptively Adjusting a Power Supply Voltage in a Digital Processing System".							
JZ	Dragan Maksimovic and Sandeep Dhar, U.S. Patent Application No. 10/272,027, filed October 15, 2002, entitled "All Digital Power Supply System and Method That Provides a Substantially Constant Supply Voltage Over Changes in PVT Without a Band Gap Reference Voltage".							
JZ	Wai Cheong Chan and Donald Kevin Cameron, U.S. Patent Application No. 10/324,997, filed December 18, 2002, entitled "System and Method for Signal Delay in an Adaptive Voltage Scaling Slack Detector".							
JZ	Mark F. Rives, U.S. Patent Application No. 10/246,971, filed September 19, 2002, entitled "Power Supply System and Method that Utilizes an Open Loop Power Supply Control".							
JZ	Jim Doyle and Bill Broach, Small Gains in Power Efficiency Now, Bigger Gains Tomorrow [online]. July 9, 2002 [retrieved on 2003-02-01]. Retrieved from the Internet: <url: <a="" href="http://www.commsdesign.com/design_corner/OEG20020709S0022">http://www.commsdesign.com/design_corner/OEG20020709S0022>. pps. 1-5.</url:>							
JZ	Robert W. Erickson and Dragan Maksimovic, <u>Fundamentals of Power Electronics</u> , Second Edition, Kluwer Academic Publishers, 2001, pp. 333.							
. JZ	Krisztian Flautner, Steven Reinhardt and Trevor Mudge, Automatic Performance Setting for Dynamic Voltage Scaling, Wireless Networks, Volume 8, Issue 5, September 2002, pps. 507-520, and Citation, pps. 1-3, [online]. [retrieved on 2003-02-02]. Retrieved from the Internet: <url: citation.cfm?id="582455.582463&coll=portal&dl=ACM&idx=J804&p" http:="" portal.acm.org="">.</url:>							
. JZ	Krisztian Flautner, Steven Reinhardt and Trevor Mudg Scaling [online]. May 30, 2001, [retrieved on 2003-02- http://www.eecs.umich.edu/~tnm/papers/mobicom01.p	-02]. Retrieved from the Internet odf>. pps. 1-12.	t: <url:< td=""></url:<>					
JZ	Texas Instruments, "Synchronous-Buck PWM Control April 2002, Revised June 2002.							
JZ	Intel XScale Core, Developer's Manual, December 200 Internet: <url: <a="" href="http://developer.intel.com/design/intel">http://developer.intel.com/design/intel</url:>	xscale/27347301.pdf>. pps. 1-1	02-02]. Retrieved from the through B-1.					
EXAMINER Jeffrey Zweizig DATE CONSIDERED 19/18/05								
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.								
			<u> </u>					

PTO/SB/08 (10-92)

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Sheet 1 of 3

Docket Number (Optional) Application Number 100-24000 (P05764) 10/730,658 INFORMATION DISCLOSURE CITATION Applicant(s) James Thomas Doyle (Use several sheets if necessary) Filing Date Group Art Unit 2816 December 8, 2003 **U.S. PATENT DOCUMENTS** EXAMINER FILING DATE DOCUMENT NUMBER SUBCLASS DATE NAME CLASS INITIAL IF APPROPRIATE JZ 6,498,512 B2 12/24/02 Simon et al. 326 93 02/27/01 JZ 6,317,008 B1 11/13/01 Gabara 331 117 R 01/26/99)Z 10/351,061 Chan et al. 01/24/03 JZ 10/351,056 Chan et al. 01/24/03 10/402,091 Doyle 03/28/03 U.S. PATENT APPLICATION PUBLICATIONS EXAMINER FILING DATE REF DOCUMENT NUMBER DATE NAME CLASS SUBCLASS INITIAL IF APPROPRIATE FOREIGN PATENT DOCUMENTS Translation REF DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS YES NO

. OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Kaushik Roy, Leakage Tolerant Circuits, Sub-Threshold Logic [online]. No date, [retrieved by inventor approximately 2002-11-01]. Retrieved from the Internet:<URL:http://www.ece.purdue.edu/~visi/seven.pdf>. pps. 1-43.

The second secon

Benjamin James Patella, "Implementation of a High Frequency, Low-Power Digital Pulse Width Modulation Controller Chip", Thesis Submitted To Graduate School of University of Colorado in Department of Electrical and Computer Engineering, 2000, pps. 1-272.

EXAMINER Jeffrey Zweizig DATE CONSIDERED 10/18/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-A820 (also form PTO-1449)

12

P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

. . . . Docket Number (Optional) **Application Number** 100-24000 (P05764) 10/730,658 INFORMATION DISCLOSURE CITATION Applicant(s) **James Thomas Doyle** (Use several sheets if necessary) Filing Date 2816 Group Art Unit December 8, 2003 2323 **U.S. PATENT DOCUMENTS** EXAMINER DOCUMENT NUMBER FILING DATE DATE CLASS SUBCLASS NAME INITIAL IF APPROPRIATE 尸 5,602,882 02/11/97 Co et al. 375 372 01/19/96 JZ 6,351,165 B1 02/26/02 Gregorian et al. 327 156 08/21/00 JZ 6,262,611 B1 07/17/01 Takeuchi 327 159 06/23/00 JZ 6,720,808 B1 04/13/04 Chan 327 143 11/12/02 U.S. PATENT APPLICATION PUBLICATIONS EXAMINER FILING DATE REF DOCUMENT NUMBER DATE NAME INITIAL CLASS SUBCLASS IF APPROPRIATE FOREIGN PATENT DOCUMENTS REF DOCUMENT NUMBER DATE Translation COUNTRY CLASS SUBCLASS YES NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) John G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", 1996 ISCCC8.1 Presentation Slides, 3 sheets, IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pps. 1723-1732. 12 Jeffrey Zweizig **EXAMINER** DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-A820 (also form PTO-1449)

P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

•				Docket Number (Optional) 100-24000 (P05764)		Application Number 10/730,658						
INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)					Applicant(s) James Thomas Doyle							
					Filing Date Group Art Unit							
		DFC 2 8 2004	91		December 8, 2	003		2838				
U.S. PATENT DOCUMENTS												
*EXAMINER INITIAL	REF	DOCUMENT NUMBER TRADE	DATE		NAME	CLASS	SUBCLASS	FILING DATE 1F APPROPRIATE				
JZ		Appln. 10/053,858		Maksimovic et al.				01/19/02				
see IOS		Appln. 10/106,428		Doyle et al.				03/26/02				
from 6/18/04		Appln. 10/272,027		Doyle et al.				10/15/02				
							<u> </u>					
			-			<u></u>						
U.S. PATENT APPLICATION PUBLICATIONS												
*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE .		NAME	CLASS	SUBCLASS	FILING DA				
						ļ <u></u>						
									·			
FOREIGN PATENT DOCUMENTS												
	REF	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	Translati YES	NO NO			
		·										
			OTHER D	OCUMEN	TS (Including Autho	r, Title, Date, F	Pertinent Pages, E	ta)				
												
EXAMINER Jeffrey Zweizig DATE CONSIDERED 10/18/05												
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and tot considered. Include copy of this form with next communication to applicant.												
							-					